{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory systems and methods", "item": "https://www.patentleaderboard.com/patent/7116585"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory systems and methods

Memory systems and methods

US Patent 7116585 · Granted Oct 3, 2006

Estimated economic value: $7,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Design features for testing integrated circuits2010
Design features for testing integrated circuits2010
Variable data width memory systems and methods2009
Variable data width memory systems and methods2009
Bitline twisting scheme for multiport memory2008
Bitline twisting scheme for multiport memory2008
Decoding systems and methods2008
Testing embedded memory in integrated circuits such as programmable logic device2008
Address decoding systems and methods2008
Address decoding systems and methods2008
Pulse-generation circuit with multi-delay block and set-reset latches2008
Variable data width memory systems and methods2007