Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of debugging a 3D packaged IC

Method of debugging a 3D packaged IC

US Patent 7112981 · Granted Sep 26, 2006

Estimated economic value: $11,187,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method of parallel lapping a semiconductor die2008
System and method for detecting location of a defective electrical connection wi2005
Method of testing the electrostatic discharge performance of an IC device2004
Vibration resistant test module for use with semiconductor device test apparatus2002