Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of reducing the susceptibility of PLD designs to single event upsets

Methods of reducing the susceptibility of PLD designs to single event upsets

US Patent 7111215 · Granted Sep 19, 2006

Estimated economic value: $3,343,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Structure and method for a microelectronic device having high and/or low voltage2023
Apparatus, method, and system to dynamically deploy wireless infrastructure2022
Persistence of write requests in a database proxy2022
System and method for a database proxy2022
Techniques for accelerating compaction2022
System and method to accelerate compaction2021
System and method for a database proxy2021
Integration of a programmable device and a processing system in an integrated ci2021
Optical communication circuits2021
Systems and methods for congestion control in a network2021
Structure and method for a microelectronic device having high and/or low voltage2020
Chip package assembly with power management integrated circuit and integrated ci2020