Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and circuit to combine cache and delay line memory

Method and circuit to combine cache and delay line memory

US Patent 7107401 · Granted Sep 12, 2006

Estimated economic value: $1,721,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network-on-chip (NoC) with a broadcast switch system2025
System and method for round robin arbiters in a network-on-chip (NoC)2023
Broadcast switch system in a network-on-chip (NoC)2023
Sample rate conversion with pitch-based interpolation filters2019
Sample rate converter with automatic anti-aliasing filter2018
System and method for forming and rendering 3D MIDI messages2018
Sample rate converter with automatic anti-aliasing filter2016
Method and device to process digital media streams2015
Method and signal processing device to provide one or more fractional delay line2011
System and method for forming and rendering 3D MIDI messages2011
Method and device to process digital media streams2009
Sample rate converter and method to perform sample rate conversion2009