Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for bus mastering for devices resident in configurable system logic

Method for bus mastering for devices resident in configurable system logic

US Patent 7107374 · Granted Sep 12, 2006

Estimated economic value: $8,573,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual clock interface for an integrated circuit2010
Interface device lane configuration2010
Configurable interface2009
Hard macro-to-user logic interface2009
Method for delivering packet boundary or other metadata to and from a device usi2005