Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of programming a non-volatile memory cell to eliminate or to minimize program deceleration

Method of programming a non-volatile memory cell to eliminate or to minimize program deceleration

US Patent 7102930 · Granted Sep 5, 2006

Estimated economic value: $4,081,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory cell and memory array select transistor2025
Method of operating semiconductor memory device with floating body transistor us2025
Methods and systems of utilizing analog to digital converter (ADC) for multiply-2025
Asymmetric semiconductor memory device having electrically floating body transis2025
Semiconductor memory device having an electrically floating body transistor2024
Memory device comprising an electrically floating body transistor2024
NAND string utilizing floating body memory cell2024
Semiconductor memory having both volatile and non-volatile functionality compris2024
Dual-port semiconductor memory and first in first out (FIFO) memory having elect2024
Semiconductor memory having both volatile and non-volatile functionality includi2024
Bone material removal device and a method for use thereof2024
Memory device comprising electrically floating body transistor2024