Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Controlling the timing of test modes in a multiple processor system

Controlling the timing of test modes in a multiple processor system

US Patent 7100033 · Granted Aug 29, 2006

Estimated economic value: $13,270,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, apparatus and method for dynamic tracing in a system2022
System, apparatus and method for dynamic multi-source tracing in a system2021
Processor load using a bit vector to calculate effective address2020
Functional safety over trace-and-debug2020
Multichip reference logging synchronization2020
Tracking mode of a processing device in instruction tracing systems2019
Processor load using a bit vector to calculate effective address2019
Gathering and scattering multiple data elements2019
Gathering and scattering multiple data elements2018
Last branch record indicators for transactional memory2018
Tracking deferred data packets in a debug trace architecture2017
Providing status of a processing device with periodic synchronization point in i2017