Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for performing efficient conditional vector operations for data parallel architectures involving both input and conditional vector values

System and method for performing efficient conditional vector operations for data parallel architectures involving both input and conditional vector values

US Patent 7100026 · Granted Aug 29, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous on-chip network2025
Optimally clipped tensors and vectors2025
Efficient neural network accelerator dataflows2025
Hierarchical network for stacked memory system2025
Hierarchical packing of syntax elements2024
Inference accelerator using logarithmic-based arithmetic2024
Neural network accelerator using logarithmic-based arithmetic2024
Application partitioning for locality in a stacked memory system2024
Asynchronous accumulator using logarithmic-based arithmetic2024
Hierarchical network for stacked memory system2024
Neural network accelerator using logarithmic-based arithmetic2024
Sparse convolutional neural network accelerator2023