Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing STI divot formation during semiconductor device fabrication

Method of reducing STI divot formation during semiconductor device fabrication

US Patent 7091106 · Granted Aug 15, 2006

Estimated economic value: $18,169,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Embedded NVM in a HKMG process2016
Embedded NVM in a HKMG process2015
Replacement metal gate transistors with reduced gate oxide leakage2014
Replacement gate approach for high-k metal gate stacks by using a multi-layer co2014
Self-aligned multiple gate transistor formed on a bulk substrate2014
Mask for forming integrated circuit2014
Planarization of a material system in a semiconductor device by using a non-sele2013
Systems and methods that control liquid temperature in immersion lithography to 2013
Formation of FinFET gate spacer2013
Electrochemical planarization system comprising enhanced electrolyte flow2013
Replacement metal gate transistors with reduced gate oxide leakage2013
Technique for exposing a placeholder material in a replacement gate approach by 2013