Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer level packages for chips with sawn edge protection

Wafer level packages for chips with sawn edge protection

US Patent 7091062 · Granted Aug 15, 2006

Estimated economic value: $173,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Pressure vessel arrangement comprising an external pressure vessel and at least 2013
Slurry transport and storage system2012
Method for decaffeinating tea2010
Gassing-free exposure mask2008
Abrasive pad and process for the wet-chemical grinding of a substrate surface2005
Valve for a slurry outlet opening of a chemical mechanical polishing device and 2005
Solution of tetramethylammonium hydroxide in water and a process for preparing t2002
Scanning device2001
Calibrating wafer and method for the production of a calibrating wafer2000
Process for the extraction of nonpolar constituents from plant material1990
Process for the extraction of nonpolar constituents of hops1989