Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock multiplier selection for a microprocessor with multiple system bus clocking frequencies

Clock multiplier selection for a microprocessor with multiple system bus clocking frequencies

US Patent 7089441 · Granted Aug 8, 2006

Estimated economic value: $12,359,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Radio frequency identification tag device with sensor input2004
Transparently gathering a chips multiple internal states via scan path and a tri2003
Direct memory access engine for supporting multiple virtual direct memory access2001
Method for flexible multiple access on a serial bus by a plurality of boards1999