Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Scheduling assist for data networking packet dequeuing in a parallel 1-D systolic array system

Scheduling assist for data networking packet dequeuing in a parallel 1-D systolic array system

US Patent 7085229 · Granted Aug 1, 2006

Estimated economic value: $44,869,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trimmer head with improved line release feature2022
Ultrasonic inspection apparatus for a spherical body2020
Wafer chuck2020
Adjustable fixture for scanning acoustic microscopy2020
Flashing and waterproofing membrane2016
Flashing and waterproofing membrane2013
Programmable arrayed processing engine architecture for a network switch2011
Using ordered locking mechanisms to maintain sequences of items such as packets2009
Method and apparatus for dynamic load balancing over a network link bundle2009
Hierarchical flow control for router ATM interfaces2009
Inter-chip processor control plane communication2008
Architecture for a processor complex of an arrayed pipelined processing engine2008