Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of generating a schematic driven layout for a hierarchical integrated circuit design

Method of generating a schematic driven layout for a hierarchical integrated circuit design

US Patent 7082589 · Granted Jul 25, 2006

Estimated economic value: $1,209,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Network model utilizing property sets2025
Method of creating secure endpoints on a network2025
Kinetic actuator for vacuum interrupter2020
Cross platform custom functions2020
Propagating theming information from host applications to host extensions2017
Dynamic distribution of I/O resources in a partitioned computer system2010
Low mutual inductance matched inductors2009
Interconnect integrity verification2008
Method for performing design rule check of integrated circuit2008
Multi-surfaced plate-to-plate capacitor and method of forming same2008
Low gate resistance layout procedure for RF transistor devices2005
Disk volume virtualization block-level caching2005