Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit apparatus and method for testing integrated circuits using weighted pseudo-random test patterns

Circuit apparatus and method for testing integrated circuits using weighted pseudo-random test patterns

US Patent 7080298 · Granted Jul 18, 2006

Estimated economic value: $4,124,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device, semiconductor package and memory repair method2012
Data transfer circuit2012
LSSD compatibility for GSD unified global clock buffers2012
Implementing enhanced LBIST testing of paths including arrays2010
Method and apparatus for testing a ring of non-scan latches with logic built-in 2010
Method and apparatus for testing a ring of non-scan latches with logic built-in 2010
Apparatus for implementing eFuse sense amplifier testing without blowing the eFu2010
Implementing Efuse sense amplifier testing without blowing the Efuse2010
Systems and methods for improved fault coverage of LBIST testing2010
Multi-test method for using compare MISR2009
Systems and methods for circuit testing using LBIST2009
Methods and apparatus for testing a memory2009