Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for implementing power-saving sleep mode in design with multiple clock domains

Method and apparatus for implementing power-saving sleep mode in design with multiple clock domains

US Patent 7080269 · Granted Jul 18, 2006

Estimated economic value: $4,124,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Parallel slice processor having a recirculating load-store queue for fast deallo2024
CVD based oxide-metal multi structure for 3D NAND memory devices2023
Microprocessor that fuses load and compare instructions2023
Parallel slice processor having a recirculating load-store queue for fast deallo2023
Bypass predictor for an exclusive last-level cache2023
Deuterium-containing films2022
Fusion to enhance early address generation of load instructions in a microproces2021
Parallel slice processor having a recirculating load-store queue for fast deallo2021
Energy efficient source operand issue2021
Operation of a multi-slice processor implementing a hardware level transfer of a2021
Bypass predictor for an exclusive last-level cache2021
System and method for early DRAM page-activation2021