Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methodology to accurately test clock to signal valid and slew rates of PCI signals

Methodology to accurately test clock to signal valid and slew rates of PCI signals

US Patent 7078924 · Granted Jul 18, 2006

Estimated economic value: $3,159,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Replaceable union nut2020
Methods and systems for eliminating test system reboots between functional tests2010
Method and system for validating PCI/PCI-X adapters2010
Method and system for validating PCI/PCI-X adapters2008
Systems and methods for assessing timing of PCI signals2007
Systems and methods for analyzing data of a SAS/SATA device2006
Parallel bus debugging tool2006
Method and apparatus for generating CRC/parity error in network environment2006
Systems and methods for analyzing data of an SPI data bus2005
Method for determining deskew margins in parallel interface receivers2005
Testing implementation for signal characterization2004
PCI bus system testing and verification apparatus and method2003