Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method for modeling and processing asynchronous functional specification for system level architecture synthesis

US Patent 7076417 · Granted Jul 11, 2006

Estimated economic value: $5,432,000

Assignee

Inventors

View full patent text on Google Patents →