Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Single event upset immune keeper circuit and method for dual redundant dynamic logic

Single event upset immune keeper circuit and method for dual redundant dynamic logic

US Patent 7075337 · Granted Jul 11, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Single-event upset hardened ring oscillator2013
Hardened current mode logic (CML) voter circuit, system and method2011
Apparatus for biasing a complementary metal-oxide semiconductor differential amp2008
Level shifter circuit2008
Method for connecting circuit elements within an integrated circuit for reducing2007
Tool suite for the rapid development of advanced standard cell libraries employi2005
Single-event upset immune flip-flop circuit2004
Single-event upset immune frequency divider circuit2004
Apparatus for a radiation hardened clock splitter2003
Tool suite for the rapid development of advanced standard cell libraries2003