Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a semiconductor integrated circuit device that includes forming dummy patterns in an isolation region prior to filling with insulating material

US Patent 7074691 · Granted Jul 11, 2006

Estimated economic value: $132,000

Assignee

Inventors

View full patent text on Google Patents →