Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable delay method for hierarchical signal balancing

Programmable delay method for hierarchical signal balancing

US Patent 7073145 · Granted Jul 4, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data system configured to transparently cache data of data sources and access th2025
Data system configured to transparently cache data of data sources and access th2022
Implementing Z directional macro port assignment2014
Facilitating the design of a clock grid in an integrated circuit2014
Changing the location of a buffer bay in a netlist2014
Implementing enhanced clock tree distributions to decouple across N-level hierar2014
Implementing Z directional macro port assignment2013
Changing the location of a buffer bay in a netlist2013
Implementing enhanced clock tree distributions to decouple across N-level hierar2013
Implementing enhanced clock tree distributions to decouple across N-level hierar2013
Metallic beverage container2009
ASIC clock floor planning method and structure2008