Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing of a system-on-a-chip having a programmable section and a plurality of high-speed interfaces

Testing of a system-on-a-chip having a programmable section and a plurality of high-speed interfaces

US Patent 7071679 · Granted Jul 4, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multiprocessor system with performance control based on input and output data ra2017
Interference cancellation2016
Nonvolatile recording of integrated circuit-related data2012
Testing of a system-on-a-chip having a programmable section and a plurality of h2008
Testing of a system-on-a-chip having a programmable section and a plurality of h2008
Asynchronous FIFO buffer for synchronizing data transfers between clock domains2007
Testing of a system-on-a-chip having a programmable section and a plurality of h2007
Testing of a system-on-a-chip having a programmable section and a plurality of h2007
Systems and method for transferring data asynchronously between clock domains2006
Method and circuits for testing high speed devices using low speed ATE testers2005
Method and circuits for testing high speed devices using low speed ATE testers2005