Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Super-region instruction scheduling and code generation for merging identical instruction into the ready-to-schedule instruction

Super-region instruction scheduling and code generation for merging identical instruction into the ready-to-schedule instruction

US Patent 7069555 · Granted Jun 27, 2006

Estimated economic value: $46,558,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reduced instructions to generate global variable addresses2023
Memory ordering annotations for binary emulation2022
Reduced instructions to generate global variable addresses2022
Sample driven profile guided optimization with precise correlation2021
Performance optimizations for emulators2021
Memory ordering annotations for binary emulation2021
Return-oriented programming mitigation2020
Incremental whole program compilation of code2019
Performance optimizations for emulators2019
Techniques for edit-and-continue and enhanced optimized debugging on optimized c2019
Multiphased profile guided optimization2019
Incremental interprocedural dataflow analysis during compilation2017