Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parallel data interface and method for high-speed timing adjustment

Parallel data interface and method for high-speed timing adjustment

US Patent 7069458 · Granted Jun 27, 2006

Estimated economic value: $2,153,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory system and method2014
Serial interface devices, systems and methods2013
Output buffer circuit2013
Circuit, system and method for multiplexing signals with reduced jitter2012
Method to program the starting phase of the spread spectrum2012
Memory system and method2012
Method and system of cycle slip framing in a deserializer2011
Circuit, system, and method for multiplexing signals with reduced jitter2011
Output buffer circuit2011
Test circuit, system, and method for testing one or more circuit components arra2010
Circuit, system, and method for multiplexing signals with reduced jitter2009
Circuit and method for monitoring the status of a clock signal2008