Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating high yield wafer level packages integrating MMIC and MEMS components

Method of fabricating high yield wafer level packages integrating MMIC and MEMS components

US Patent 7067397 · Granted Jun 27, 2006

Estimated economic value: $9,131,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Film bulk acoustic resonator with spurious resonance suppression2023
Film bulk acoustic resonator with spurious resonance suppression2020
Waveguide and semiconductor packaging2018
Low power threshold integrated micro-plasma limiter2017
Waveguide and semiconductor packaging2016
MEMS millimeter wave switches2015
MEMS millimeter wave switches2015
Integrated micro-plasma limiter2015
Monolithically integrated active electronic circuit and waveguide structure for 2014
Hermetic circuit ring for BCB WSA circuits2013
Support structures for on-wafer testing of wafer-level packages and multiple waf2011
Multi-channel surface acoustic wave filter device with voltage controlled tunabl2010