Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for automatic activation of a clock master on a stackable repeater

Method and apparatus for automatic activation of a clock master on a stackable repeater

US Patent 7065054 · Granted Jun 20, 2006

Estimated economic value: $24,622,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Assigning resources to items such as processing contexts for processing packets2009
Methods and apparatus for processing packets including accessing one or more res2008
Methods and apparatus for processing packets including distributing packets acro2007
Synchronous stack bus for fast Ethernet repeater2006
Synchronous stack bus for fast ethernet repeater2005
Method and apparatus for automatic activation of bus termination on a fast ether2002
Chip address allocation through a serial data ring on a stackable repeater2001
Synchronous stack bus for fast Ethernet repeater2001
Chip address allocation through a serial data ring on a stackable repeater2000
Method and apparatus for automatic activation of a clock master on a stackable r2000
Method and apparatus for automatic activation of bus termination on a fast ether1999