Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU

Method and apparatus for a computing system having an active sleep mode CPU that uses the cache of a normal active mode CPU

US Patent 7058829 · Granted Jun 6, 2006

Estimated economic value: $10,284,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for a computing system having an active sleep mode CPU that2012
Method and apparatus for a computing system having an active sleep mode CPU that2010
Computing device with scalable logic block to respond to data transfer requests2008
Method and apparatus for a computing system having an active sleep mode2006
Power management by transmitting single multiplexed signal to multiple system co2006
Method of fabricating a shielded zero insertion force socket2006
Shielded zero insertion force socket2003
Supplying voltage to a memory module2003