Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and processes for asymmetrically shrinking a VLSI layout

Systems and processes for asymmetrically shrinking a VLSI layout

US Patent 7055114 · Granted May 30, 2006

Estimated economic value: $10,666,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tunnel ram intake manifold for improved low RPM operation2015
Tunnel ram intake manifold for improved low RPM operation2014
Short-circuit evaluation of Boolean expression by rolling up sub-expression resu2012
Adaptive hysteresis receiver for a high speed digital signal2008
Boolean processor2008
Enhanced boolean processor2008
Driver circuit connected to pulse shaping circuitry2007
Output buffer slew rate control using clock signal2007
Selective solder bump application2005
Multidispatch CPU integrated circuit having virtualized and modular resources an2005
Triple redundant latch design using a fail-over mechanism with backup2005
Time borrowing using dynamic clock shift for bus speed performance2004