Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware-assisted design verification system using a packet-based protocol logic synthesized for efficient data loading and unloading

Hardware-assisted design verification system using a packet-based protocol logic synthesized for efficient data loading and unloading

US Patent 7054802 · Granted May 30, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Time-overlapping partial-panel updating of a bistable electro-optic display2013
Methods for driving electro-optic displays2012
Volume rendering pipeline2003
Volume rendering integrated circuit2003
Parallel volume rendering system with a resampling module for parallel and persp2001
Data formatting system for processing multiple independent input data streams fo1998
Computer program version management system with reduced storage space and enabli1997
Scaleable very long instruction word processor with parallelism matching1997
Memory access system and method for granting or preventing atomic or nonatomic m1996
System and method for granting or preventing atomic or nonatomic memory access r1995
Compiling system for distributed computer system with multiple types of computer1994
Data processing system for array computation1989