Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Programmable delay line using configurable logic block

Programmable delay line using configurable logic block

US Patent 7049845 · Granted May 23, 2006

Estimated economic value: $20,425,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-heating mechanism for duplicating microbump failure conditions in FPGAs and2008
Methods and circuits for measuring the thermal resistance of a packaged IC2007
Regional clock skew measurement technique2007
Circuits and methods for measuring signal propagation delays on integrated circu2006
Methods and apparatus for isolating critical paths on an IC device having a ther2005
Glitchless pulse generator2005
Methods and circuits for measuring clock skew on programmable logic devices2005
Methods and circuits for measuring clock skew on programmable logic devices2005
Methods and circuits for measuring the thermal resistance of a packaged IC2005
Determination of capacitances of individual resources in programmable logic devi2004
Measuring a minimum lock frequency for a delay locked loop2002
Circuit for measuring signal delays of synchronous memory elements2002