Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Calibration standard for critical dimension verification of sub-tenth micron integrated circuit technology

Calibration standard for critical dimension verification of sub-tenth micron integrated circuit technology

US Patent 7049157 · Granted May 23, 2006

Estimated economic value: $8,771,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hydraulic damper for electrical switching apparatus and method2016
Method for forming structure for reducing noise in CMOS image sensors2016
Method for forming structure for reducing noise in CMOS image sensors2014
Method for forming structure for reducing noise in CMOS image sensors2012
Method and structure for reducing noise in CMOS image sensors2011
Microlens designs for CMOS image sensors2007
Guard ring having electrically isolated lightening bars2005
Body shaping machine2004