Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for performing multi-clock static timing analysis

Method for performing multi-clock static timing analysis

US Patent 7047508 · Granted May 16, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with scan-based debugging and debugging method thereof2009
Apparatus and method for low power clock distribution2007
Design flow method for integrated circuits2006
Implementing method for buffering devices2005
Circuitry cross-talk analysis with consideration of signal transitions2005
Control chip with multiple-layer defer queue2005
Implementing for buffering devices in circuit layout to ensure same arriving tim2004
Method for scheduling execution sequence of read and write operations2004
Phase lock loop (PLL) clock generator with programmable skew and frequency2004
Chipset with clock signal converting2003
Static timing analysis method for a circuit using generated clock2003
Chip testing system2002