Home› Circuit for controlling the clock supplied to a state controller in a data transfer control device according to states of first and second devices
Circuit for controlling the clock supplied to a state controller in a data transfer control device according to states of first and second devices