Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-clock domain data input-processing device having clock-receiving locked loop and clock signal input method thereof

Multi-clock domain data input-processing device having clock-receiving locked loop and clock signal input method thereof

US Patent 7038971 · Granted May 2, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ventilation nozzle arrangement for a cockpit of a vehicle andvehicle comprising 2019
Semiconductor devices, methods of operating semiconductor devices, and systems h2014
Semiconductor devices, methods of operating semiconductor devices, and systems h2012
AC-coupling phase interpolator and delay-locked loop using the same2011
Semiconductor device and signal terminating method thereof2011
Level shifter of semiconductor device and method for controlling duty ratio in t2010
Delay locked loops having delay time compensation and methods for compensating f2006
Delay locked-loop circuit for reducing load of variable delay unit at high-frequ2005
Methods for generating output control signals in synchronous semiconductor memor2005
Memory devices having power supply routing for delay locked loops that counterac2005
Pulsed signal transition delay adjusting circuit2004
Expanded operating frequency synchronous semiconductor memory device having wave2004