Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for reduced power consumption by phase locked loop and method thereof

System for reduced power consumption by phase locked loop and method thereof

US Patent 7036032 · Granted Apr 25, 2006

Estimated economic value: $11,085,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compression of high dynamic ratio fields for machine learning2022
Compression of high dynamic ratio fields for machine learning2021
System and method for intelligent data/frame compression in a system on a chip2020
System and method for intelligent data/frame compression in a system on a chip2019
Static image power management2018
Memory controller having plurality of channels that provides simultaneous access2018
Memory controller having plurality of channels that provides simultaneous access2018
Memory device for providing data in a graphics system and method and apparatus t2017
Memory device for providing data in a graphics system and method and apparatus t2017
Multispectral imaging system2017
White point calibration and gamut mapping for a display2017
White point calibration and gamut mapping for a display2017