Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › False-lock-free delay locked loop circuit and method

False-lock-free delay locked loop circuit and method

US Patent 7034591 · Granted Apr 25, 2006

Estimated economic value: $12,440,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Current mirror circuit2023
Current mirror circuit2022
R-2R resistor ladder trim circuits2022
Overload recovery method in sigma delta modulators2021
Current mirror circuit2021
Voltage regulator with load compensation2017
Voltage regulator with load compensation2016
Power on reset apparatus2013
Feed-forward circuitry and corresponding error cancellation circuit for cascaded2009
Predictive duty ratio generating circuit and method for synchronous boost conver2009
Self-biased comparator with hysteresis control for power supply monitoring and m2006
Precision current mirror and method for voltage to current conversion in low vol2006