Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Microprocessor on-chip testing architecture and implementation

Microprocessor on-chip testing architecture and implementation

US Patent 7028239 · Granted Apr 11, 2006

Estimated economic value: $16,494,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scan architecture and design methodology yielding significant reduction in scan 2012
Common test logic for multiple operation modes2010
Test scan cells2008
Flexible scan architecture2007
Scan cell systems and methods2004
Apparatus and method for testing high speed components using low speed test appa2000
Apparatus and methods for testing a microprocessor chip using dedicated scan str2000
High performance registers for pulsed logic1999
Methodology to test pulsed logic circuits in pseudo-static mode1998
Reduced power apparatus and method for testing high speed components1997