Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for adaptive timing optimization of an integrated circuit design

Method and apparatus for adaptive timing optimization of an integrated circuit design

US Patent 7020589 · Granted Mar 28, 2006

Estimated economic value: $3,034,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Placing hard macros using machine learning predictions trained on different circ2025
Integrated circuit side-channel mitigation mechanism2024
Pervasive, domain and situational-aware, adaptive, automated, and coordinated bi2022
High speed flexible packet classification using network processors2022
Memory data protection based on authenticated encryption2022
Compressed integrity check counters in memory2020
Error correction code memory security2020
Pervasive, domain and situational-aware, adaptive, automated, and coordinated bi2020
Pervasive, domain and situational-aware, adaptive, automated, and coordinated bi2019
Pervasive, domain and situational-aware, adaptive, automated, and coordinated an2017
Decoding based on randomized hard decisions2017
Symmetric NAT traversal for direct communication in P2P networks when some of th2016