Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Designing a semiconductor device layout using polishing regions

US Patent 7017133 · Granted Mar 21, 2006

Assignee

Inventors

View full patent text on Google Patents →