Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatus and method for managing a processor pipeline in response to exceptions

Apparatus and method for managing a processor pipeline in response to exceptions

US Patent 7013383 · Granted Mar 14, 2006

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory interface circuit and method2009
Managing registers in a processor to emulate a portion of a stack2008
Managing stack transfers in a register-based processor2008
System, method, and apparatus for realizing quicker access of an element in a da2007
Low-power decode circuitry and method for a processor having multiple decoders2007
Status register update logic optimization2006
Apparatus and method for accessing registers in a processor2006
Hierarchical clock gating circuit and method2005
System and method for prefetching data2004
System and method for traffic shaping packet-based signals2003
Data transmission system and method of operation2003
Modular multiple processor architecture using distributed cross-point switch1989