Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization

Fast pipelined adder/subtractor using increment/decrement function with reduced register utilization

US Patent 7007059 · Granted Feb 28, 2006

Estimated economic value: $3,859,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System level interconnect with programmable switching2020
System level interconnect with programmable switching2019
System level interconnect with programmable switching2018
Development, programming, and debugging environment2017
System level interconnect with programmable switching2017
System level interconnect with programmable switching2016
Method and apparatus for parallel scanning and data processing for touch sense a2015
Universal digital block interconnection and channel routing2015
Finding I/O placement with a router2015
Stability improvements for timing-driven place and route2015
Programmable interrupt routing system2014
Integrated circuit device with programmable blocks and analog circuit control2014