Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Process for forming CMOS transistors and MOS transistors of the drain extension type, with a low gate region resistance, in the same semiconductor substrate

US Patent 7005336 · Granted Feb 28, 2006

Estimated economic value: $7,003,000

Assignee

Inventors

View full patent text on Google Patents →