Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process for automated generation of design-specific complex functional blocks to improve quality of synthesized digital integrated circuits in CMOS using altering process

Process for automated generation of design-specific complex functional blocks to improve quality of synthesized digital integrated circuits in CMOS using altering process

US Patent 7003738 · Granted Feb 21, 2006

Assignee

No assignee recorded.

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Propagating physical design information through logical design hierarchy of an e2024
System and method for data warehouse engine2020
System and method for scalable distributed real-time data warehouse2020
System and method for real-time data warehouse2019
Scalable autonomic message-transport with synchronization2019
System and method for real time virtualization2017
Method of IC design optimization via creation of design-specific cells from post2011
Estimating jitter in a clock tree of a circuit and synthesizing a jitter-aware a2011
Analyzing timing uncertainty in mesh-based architectures2010
System and method for providing an improved sliding window scheme for clock mesh2010
Border-enhanced sliding window scheme (SWS) for determining clock timing in a me2010
Sliding window scheme (SWS) for determining clock timing in a mesh-based clock a2010