Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power management method for setting clock circuit into power down mode if analog front end circuit is sampling input signals in an electronic device

Power management method for setting clock circuit into power down mode if analog front end circuit is sampling input signals in an electronic device

US Patent 7003682 · Granted Feb 21, 2006

Estimated economic value: $1,274,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programming parallel I2C slave devices from a single I2C data stream2011
Simultaneous control of multiple I/O banks in an I2C slave device2011
Dynamic I2C slave device address decoder2010
Device identification coding of inter-integrated circuit slave devices2010
Slave device with latched request for service2010
Simultaneous control of multiple I/O banks in an I2C slave device2010
Programming parallel 12C slave devices from a single 12C data stream2010
12C slave device with programmable write-transaction cycles2009
Sleepmode activation in a slave device2002
Communication bus system with reliable determination of command execution2001