Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Providing pipe line ADC with acceptable bit error and power efficiency combination

Providing pipe line ADC with acceptable bit error and power efficiency combination

US Patent 7002506 · Granted Feb 21, 2006

Estimated economic value: $17,121,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rdson-based current sensing system2025
Vehicle network and method of communication2025
Methods and apparatus to detect and diagnose faults in buck regulators2025
Inductance detection for power converters2025
Power converter control with programmable blanking time2025
Voltage identification signal decoder with precharging2025
Switching converter control loop and dynamic reference voltage adjustment2025
DC-DC converter with hybrid current sensing2025
Voltage identification signal decoder2024
Pulse width modulation techniques for a multiphase voltage converter2024
Vehicle network and method of communication2024
Switching converter with pulse truncation control2024