Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for identification of sub-optimally placed circuits

Method for identification of sub-optimally placed circuits

US Patent 6990648 · Granted Jan 24, 2006

Estimated economic value: $7,705,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fluid spraying assembly2025
Data processing system to implement wiring/silicon blockages via parameterized c2019
Plant stand2018
Plant stand2018
Plant stand2018
Constraint-driven pin optimization for hierarchical design convergence2018
Direct current circuit analysis based clock network design2014
Designing a robust power efficient clock distribution network2014
Automated method for buffering in a VLSI design2011
Buffer placement with respect to data flow direction and placement area geometry2010
Method, system, and computer program product for hierarchical integrated circuit2009
Method for identification and removal of non-timing critical wire routes from co2005