Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Device and method for multi-ported, single bus-mastering data buffer management

Device and method for multi-ported, single bus-mastering data buffer management

US Patent 6990535 · Granted Jan 24, 2006

Estimated economic value: $4,596,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Streamlining cryptographic processes in a test environment2022
Method and apparatus of communicating security/encryption information to a physi2014
Network interface supporting of virtual paths for quality of service with dynami2010
Method and apparatus of communicating security/encryption information to a physi2010
Method and apparatus of integrating link layer security into a physical layer tr2007
High performance IPSEC hardware accelerator for packet classification2006
Network interface supporting virtual paths for quality of service2005
Method and apparatus for hardware assisted TCP packet re-assembly2005
Automatic activation of ASIC test mode2005
Automatic activation of ASIC test mode2005
Device for translating medium access control dependent descriptors for a high pe2003
Network interface with power conservation using dynamic clock control2003