Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method/apparatus for conversion of higher order bits of 64-bit integer to floating point using 53-bit adder hardware

Method/apparatus for conversion of higher order bits of 64-bit integer to floating point using 53-bit adder hardware

US Patent 6990505 · Granted Jan 24, 2006

Estimated economic value: $9,984,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient silent code assignment to a set of logical codes2021
Efficient silent code assignment to a set of logical codes2019
Efficient silent code assignment to a set of logical codes2018
Variable run length encoding of a bit stream2016
Apparatus and method for floating-point fused multiply add2013
Computing half instructions of floating point numbers without early adjustment o2013
Subnormal number handling in floating point adder without detection of subnormal2012
Apparatus and method for integer to floating-point format conversion2010
Method and apparatus for high-speed exponent adjustment and exception generation2001
Apparatus for computing a sticky bit for a floating point arithmetic unit1995