Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing miscorrections in a post-processor using column parity checks

Method of reducing miscorrections in a post-processor using column parity checks

US Patent 6986098 · Granted Jan 10, 2006

Estimated economic value: $6,159,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Impedance mitigation of a microactuator conductive joint2014
Quality based priority data processing with soft guaranteed iteration2014
Adjustable error-correction for a reed solomon encoder/decoder2012
Controller with fractional position algorithm2010
Methods and apparatus for improved error and erasure correction in a Reed-Solomo2010
Feed-forward DC restoration in a perpendicular magnetic read channel2009
Open loop Ka calibration with low frequency compensation2009
Trajectory control profile with non-zero initial velocity2009
Monitoring a sensor's output using a target window that is based on a longitudin2006
Selecting physical cylinders in a disc drive employing discs with pre-written se2005
Filter for disk drive bi-phase servo demodulation2005
Filter for disk drive bi-phase servo demodulation2005