Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for building up large scale on chip de-coupling capacitor on standard CMOS/SOI technology

Method and apparatus for building up large scale on chip de-coupling capacitor on standard CMOS/SOI technology

US Patent 6982197 · Granted Jan 3, 2006

Estimated economic value: $11,601,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for analog floating gate memory cell2024
System and method for hardware based security2014
Traveling wave beamforming network2013
Printed circuit board with RFID antenna2008
Self-timed memory device providing adequate charging time for selected heaviest 2007
Storing configuration information and a service record for an item in an RFID ta2007
Method and apparatus for thermally assisted testing of integrated circuits2006
Semiconductor diffused resistors with optimized temperature dependence2006
Method for precharging word and bit lines for selecting memory cells within a me2005
System and method for chip testing2005
Minimizing power consumption in pipelined circuit by shutting down pipelined cir2005
Digital event sampling circuit and method2005