Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › VSB modulator symbol clock processing to reduce jitter/phase noise and sampling artifacts

VSB modulator symbol clock processing to reduce jitter/phase noise and sampling artifacts

US Patent 6980255 · Granted Dec 27, 2005

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Decryption key management2013
Opportunistic use of keys during encryption/decryption2013
Digital power link audio distribution system and components thereof2013
Key management system2013
Encryption system2012
Encryption/decryption of program data but not PSI data2012
Opportunistic use of null packets during encryption/decryption2011
Rotation of keys during encryption/decryption2011
Modified triple wrap encryption/decryption system2011
Synchronous data link signal generator2007
Low cost VBS encoder and RF modulator for supplying VSB baseband signal to RF in2003
Reference generator for demodulator calibration2001